Abstract-A monolithic circuit has been designed for active-quenching and active-reset of single-photon avalanche diodes (SPADs), which operate above the breakdown voltage BD for detecting single photons. To the best of our knowledge, this is the first fully integrated circuit of this kind ever reported. It can operate with any available SPAD device, since it generates pulses high enough to quench detectors biased up to 20 V above BD . The deadtime after each photon detection is adjustable; the minimum value is 50 ns, corresponding to 20 Mcounts/s maximum saturated photon-counting rate. The power dissipation is low (20-mW standby), suitable also for portable instruments. The small size and high reliability of the circuit make it possible to develop miniaturized detector modules and SPAD-array detector instruments. The circuit opens the path to new developments in many applications of photon counting, from DNA sequencing to ultrahigh-sensitivity imaging.
S
INGLE-PHOTON detection is the technique of choice when very faint optical signals must be measured: slowly varying light levels are measured by photon counting (number of detected photons during a known measurement time); fast optical waveforms are acquired by photon timing (time-correlated photon counting, or TCPC). Applications are found in many fields, including noninvasive testing of VLSI circuits [1] , fluorescent decays in physics, chemistry, and biology [2] , optical fiber characterization [3] , quantum cryptography [4] , astronomy [5] , and single-molecule detection [6] .
Avalanche photodiodes (APDs) operate in a linear amplification mode, biased slightly below the breakdown voltage . Their gain is moderate (a few hundred at best) and affected by strong excess noise [7] ; the detection of single photons is possible, but neither practical nor very efficient. Single-photon avalanche diodes (SPADs) are instead p-n junctions that operate in Geiger mode, biased well above the breakdown voltage. At such bias, the electric field in the depletion layer is so high that a single electron-hole pair generation can trigger a selfsustaining avalanche current in the milliampere range. Current keeps flowing until the avalanche is quenched by lowering the bias voltage below ; the SPAD must then be reset to the quiescent bias level, in order to detect subsequent photons. If the primary electron-hole pair is photogenerated, the avalanche onset marks the photon arrival time. The thermal generation of carriers randomly triggers the avalanche also without illumination (dark counts) and represents the internal detector noise. Silicon SPADs can be classified in two groups. Thin silicon SPADs [8] are planar devices with depletion layer of a few micrometers, low breakdown voltage (15-40 V), good detection efficiency (about 45% at 500-nm wavelength, 10% at 830 nm, and a few 0.1% at 1064 nm) and excellent time resolution (a few tens of picoseconds). Thick SPADs [9] , [15] have reachthrough structure, depletion layer some tens of micrometers thick, high breakdown voltage (250-450 V), very good detection efficiency (higher than 50% in the 540-850-nm range and still some percent at 1064 nm) and moderate time resolution (typically, 350-ps full-width-at-half-maximum).
By increasing the excess bias voltage, SPAD detection efficiency and the timing resolution are improved, but dark-counting rate and afterpulsing effects are increased [10] and a tradeoff must be established. The excess bias voltage employed thus ranges from a few volts for thin SPADs up to a few tens of volts for thick SPADs. Our goal was to design a general purpose circuit capable of operating with any available SPAD detector, that is, able to provide fast quenching and reset to devices working with excess bias voltage up to 20 V.
Passive-quenching (provided by the voltage drop developed across a high-value ballast resistor) is a simple solution, but sets severe limitations to the maximum photon-counting rate and to the overall detector performance [10] , unless the SPAD and passive-quenching circuit are integrated on the same chip with a corresponding drastic reduction of the capacitance. In fact, it was the introduction of the active-quenching circuit (AQC) concept [11] , [12] that opened the way to practical application of SPADs. Various AQCs have since been reported, with size decreasing from nuclear instrumentation modules to compact boards [12] - [16] . In recent years, we started research toward monolithic integration of AQCs. We integrated first the core circuit, excluding the high-voltage driver [17] . We present here a new chip design that, to the best of our knowledge, is the first fully integrated AQC (iAQC) reported. The design is covered by international patents [18] .
II. CIRCUIT FEATURES
A basic goal is to minimize the avalanche charge flowing at every SPAD ignition, in order to reduce three detrimental effects. The first one is afterpulsing: a small percentage of avalanching carriers, trapped into deep levels and then released, can retrigger the SPAD, thus enhancing the detector noise [10] . The second is self-heating:
is increased, the excess bias voltage is decreased, and the detection efficiency is reduced, causing a nonlinear distortion effect. Third, during 0018-9200/03$17.00 © 2003 IEEE the avalanche, hot carriers emit secondary photons, which can cause spurious triggering of neighboring detectors. Such optical crosstalk particularly limits the performance of monolithic SPAD arrays [19] . We therefore adopted a mixed passive-active quenching approach [10] . As shown in Fig. 1 . An integrated high-value ballast resistor biases the IN node to , keeping the SPAD ready to detect a photon. When triggered, the avalanche current promptly begins to discharge the IN node capacitance, thus starting the passive-quenching action. The sensing stage swiftly detects the voltage drop across and starts the active-quenching action, by pulling the IN node down to ground via the switch. The control logic delivers a standard TTL-output pulse, that can be used for counting the event (photon counting) and for measuring the photon arrival time (photon timing).
The triggered pulse propagates through the hold-off delay block, which sets the time duration during which the SPAD is kept quenched (adjustable with the WIDTH control pin). Then, the pulse reaches the reset monostable, which turns off, off, and on. Eventually, after the IN node has been actively reset to , switch is turned off, is turned on, and the detector is ready again to detect another photon. Fig. 2 shows a voltage waveform at the IN pin (i.e., the detector cathode voltage). As soon as the switch is turned off, the iAQC is ready to operate again; therefore, photons that arrive during the reset transition start a new quenching and reset cycle just when goes off. Fig. 3 shows the schematics of the input stage, which is the core of the iAQC. In quiescent conditions, the control signal from the monostable keeps off and on. When the avalanche is triggered, the voltage developed across the ballast resistor drives a pMOS transistor that in turn drives the nMOS transistor in a positive feedback loop, which promptly provides a swift active-quenching action. At the end of the hold-off period, and are switched off by means of the monostable (see Fig. 1 ), thus breaking the positive feedback loop.The switch is then turned on for a time sufficient to ensure full recovery of the quiescent condition.
III. CIRCUIT DESIGN
The iAQC chip, shown in Fig. 4 , is designed in a high-voltage 0.8-m CMOS technology with two metals and a high-resistive poly. The dimensions are 2 mm 1 mm, mostly occupied by pads. The supply voltage for the circuit control logic, delay block, and monostable is a standard V; the quiescent power dissipation is 20 mW. The high-voltage supply of the input sensing stage can range from to V; these limits are set by the minimum threshold voltages of the MOSFETs and by the maximum rating of the technology, respectively. Even working with high excess bias (see Fig. 5 ), the avalanche current is quenched in less than 25 ns and the reset transition takes about 20 ns. The hold-off duration is adjustable from about 5 to 500 ns, since a long hold-off time can be useful for reducing the afterpulsing effect [10] .
IV. EXPERIMENTAL RESULTS
We carried out extensive characterization of the iAQC working with high-voltage SPADs, namely the SLIK [15] diodes employed in the PerkinElmer SPCM modules [9] . With the minimal hold-off duration, the detector is reset and ready to detect a subsequent photon about 50 ns after triggering: the corresponding maximum saturated counting rate is 20 Mcounts/s. Fig. 6 illustrates the gated-detector operation, useful in applications where photons of interest occur only in known time intervals, as in laser ranging or in stimulated luminescence measurements. When the GATE input pin is enabled (see Fig. 1 ) the SPAD is free to detect photons. When the GATE input is low, the control logic forces on, the SPAD detector is kept quenched, and photon detection is inhibited.
With the iAQC and thin SPAD devices developed in our laboratory [8] , we assembled miniaturized photon-counting modules; e.g., a dual-channel detector in a TO-8 package that can be easily fitted even in restricted spaces within standard instrument, such as microscopes and cryostats, and employed in portable equipment (e.g., optical distance meters). The features of the iAQC are suitable also for developing SPAD-array detector modules [19] . Also, pixels with different can be simply managed; a common bias can be employed for the anodes and each cathode can be connected to a separate iAQC with its own . The GATE control can be individual for each pixel (for time-multiplexed acquisitions) or common to all the array (for a shutter action).
V. CONCLUSION
We have reported the design and characterization of a fully integrated circuit that can quench and reset any SPAD device presently available. It can operate with detector biased up to 20 V above the breakdown voltage and work with maximum saturated photon counting rate of 20 Mcount/s. The low stray capacitance, the mixed passive-active quenching approach, and the fast positive feedback in the input sensing stage minimize the avalanche charge, thus enhancing the detector performance. Work is in progress for extending the range of excess bias voltage up to 50 V, with problems of technological compatibility between high-voltage MOS transistors and low-voltage logic circuitry.
